By measuring the voltage from the source electrode of the TEG-TFTs, the dynamic characteristics of TFT-L,CDs have been analysed. It was clearly determined that the Vrms decrement depends on the increase in the delay time of the gate signal. Under the H-Reversed Halfline driving method, the time lag between the drain and the gate signal, and the size of TFTs were both optimized. We were able to obtain these results on the condition that rdelay was as 1./3 the on-time of the gate signal.
Introduction
Recently, Liquid Crystal Displays addressed by amorphous silicon thin film transistors (TFT-[,CDs) have received a great deal of attention and have been widely applied to 0A terminal displays t I and video projectorsz ) 3 ) ,etc., because they enable larBe-area, hieh-quality and high-resolution color displays. In the near future, as the demands for these performances In the near future, TFT-LCDs will tend to be larger in size and of a higher resolution, so the resistance of the gate bus line will naturally increase. Using our method, we are able to determine and design the optimum Tgd and the optimum size of TFTs.
